Files
TI-Studium-Mitschriften/Semester 4/DIGIT/Labor_01/ZUSchaltwerk.circ
2025-07-02 13:08:03 +02:00

133 lines
4.7 KiB
XML
Executable File

<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.8.0" version="1.0">
This file is intended to be loaded by Logisim-evolution v3.8.0(https://github.com/logisim-evolution/).
<lib desc="#Wiring" name="0">
<tool name="Pin">
<a name="appearance" val="classic"/>
</tool>
</lib>
<lib desc="#Gates" name="1"/>
<lib desc="#Plexers" name="2"/>
<lib desc="#Arithmetic" name="3"/>
<lib desc="#Memory" name="4"/>
<lib desc="#I/O" name="5"/>
<lib desc="#TTL" name="6"/>
<lib desc="#TCL" name="7"/>
<lib desc="#Base" name="8"/>
<lib desc="#BFH-Praktika" name="9"/>
<lib desc="#Input/Output-Extra" name="10"/>
<lib desc="#Soc" name="11"/>
<main name="main"/>
<options>
<a name="gateUndefined" val="ignore"/>
<a name="simlimit" val="1000"/>
<a name="simrand" val="0"/>
</options>
<mappings>
<tool lib="8" map="Button2" name="Poke Tool"/>
<tool lib="8" map="Button3" name="Menu Tool"/>
<tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
</mappings>
<toolbar>
<tool lib="8" name="Poke Tool"/>
<tool lib="8" name="Edit Tool"/>
<tool lib="8" name="Wiring Tool"/>
<tool lib="8" name="Text Tool"/>
<sep/>
<tool lib="0" name="Pin"/>
<tool lib="0" name="Pin">
<a name="facing" val="west"/>
<a name="output" val="true"/>
</tool>
<sep/>
<tool lib="1" name="NOT Gate"/>
<tool lib="1" name="AND Gate"/>
<tool lib="1" name="OR Gate"/>
<tool lib="1" name="XOR Gate"/>
<tool lib="1" name="NAND Gate"/>
<tool lib="1" name="NOR Gate"/>
<sep/>
<tool lib="4" name="D Flip-Flop"/>
<tool lib="4" name="Register"/>
</toolbar>
<circuit name="main">
<a name="appearance" val="logisim_evolution"/>
<a name="circuit" val="main"/>
<a name="circuitnamedboxfixedsize" val="true"/>
<a name="simulationFrequency" val="1.0"/>
<comp lib="0" loc="(150,80)" name="Pin">
<a name="appearance" val="classic"/>
<a name="label" val="wunschEG_i"/>
</comp>
<comp lib="0" loc="(310,80)" name="Pin">
<a name="appearance" val="classic"/>
<a name="label" val="wunschOG_i"/>
</comp>
<comp lib="0" loc="(450,80)" name="Pin">
<a name="appearance" val="classic"/>
<a name="label" val="inOG_i"/>
</comp>
<comp lib="1" loc="(250,300)" name="NOT Gate"/>
<comp lib="1" loc="(320,280)" name="AND Gate"/>
<comp lib="1" loc="(320,360)" name="AND Gate"/>
<comp lib="1" loc="(320,460)" name="AND Gate"/>
<comp lib="1" loc="(320,540)" name="AND Gate"/>
<comp lib="1" loc="(420,320)" name="OR Gate"/>
<comp lib="1" loc="(430,500)" name="OR Gate"/>
<comp lib="8" loc="(179,621)" name="Text">
<a name="text" val="k_1'"/>
</comp>
<comp lib="8" loc="(252,621)" name="Text">
<a name="text" val="k_0'"/>
</comp>
<comp lib="8" loc="(475,490)" name="Text">
<a name="text" val="k_0"/>
</comp>
<comp lib="8" loc="(476,314)" name="Text">
<a name="text" val="k_1"/>
</comp>
<wire from="(100,140)" to="(100,340)"/>
<wire from="(100,140)" to="(330,140)"/>
<wire from="(100,340)" to="(270,340)"/>
<wire from="(150,80)" to="(170,80)"/>
<wire from="(170,210)" to="(170,300)"/>
<wire from="(170,210)" to="(470,210)"/>
<wire from="(170,300)" to="(170,480)"/>
<wire from="(170,300)" to="(220,300)"/>
<wire from="(170,480)" to="(170,560)"/>
<wire from="(170,480)" to="(270,480)"/>
<wire from="(170,560)" to="(270,560)"/>
<wire from="(170,80)" to="(170,110)"/>
<wire from="(200,260)" to="(200,620)"/>
<wire from="(200,260)" to="(270,260)"/>
<wire from="(230,520)" to="(230,620)"/>
<wire from="(230,520)" to="(270,520)"/>
<wire from="(250,300)" to="(260,300)"/>
<wire from="(260,300)" to="(260,380)"/>
<wire from="(260,300)" to="(270,300)"/>
<wire from="(260,380)" to="(270,380)"/>
<wire from="(30,110)" to="(170,110)"/>
<wire from="(30,110)" to="(30,440)"/>
<wire from="(30,440)" to="(270,440)"/>
<wire from="(310,80)" to="(330,80)"/>
<wire from="(320,280)" to="(340,280)"/>
<wire from="(320,360)" to="(340,360)"/>
<wire from="(320,460)" to="(340,460)"/>
<wire from="(320,540)" to="(340,540)"/>
<wire from="(330,80)" to="(330,140)"/>
<wire from="(340,280)" to="(340,300)"/>
<wire from="(340,300)" to="(370,300)"/>
<wire from="(340,340)" to="(340,360)"/>
<wire from="(340,340)" to="(370,340)"/>
<wire from="(340,460)" to="(340,480)"/>
<wire from="(340,480)" to="(380,480)"/>
<wire from="(340,520)" to="(340,540)"/>
<wire from="(340,520)" to="(380,520)"/>
<wire from="(420,320)" to="(500,320)"/>
<wire from="(430,500)" to="(490,500)"/>
<wire from="(450,80)" to="(470,80)"/>
<wire from="(470,80)" to="(470,210)"/>
</circuit>
</project>